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[57] ABSTRACT
Several embodiments of a counting digital filter of the
non-recursive type are disclosed. In each embodiment
two registers, at least one of which is a shift register,
are included. The shift register receives Jx-bit data
input words bit by bit. The A:th data word is
represented by the integer
( — 2)', wherein i>kj =
In the shift register wherein the data words are fed in
a monotonic word index sequence, they are separated
by Ja— 1 spacing zero bits, where Ja represents the
number of bits of each of K filter coefficients stored in
the other register. The fcth filter coefficient is
represented by the integer
ak= y. uki( — 2)' wherein ukj=0, 1J=0
An output sample ym is computed as a function of J
components in accordance with the expression
S
r=0
J is equal to Jtt+Jx—l. The (hr)m 's are functions of the
bits of the coefficients and data words in accordance
with the expression
K-l J.-l
(A r)m=2j S MkiWtn-k.r-i
k=0 1=0
Since the products in the last expression involve bi-
nary quantities only, each of them is determined as the
output of a two-input AND gate. The double summa-
tion is carried out simply by counting all TRUE AND
gates.
24 Claims, 17 Drawing Figures
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COUNTING DIGITAL FILTERS which K products as intermediate results are not
produced as part of the computation.
These and other objects of the present invention are
ORIGIN OF INVENTION achieved by providing a non-recursive digital filter in
The invention described herein was made in the per- 5 which a set of intermediate entities is obtained through
formance of work under a NASA contract and is sub- counting, and therefore the novel filter of the present
ject to the provisions of Section 305 of the National invention may hereafter be referred to as a counting
Aeronautics and Space Act of 1958, Public Law digital filter. Briefly it includes two registers, at least
85-568 (72 Stat. 435; 42 U.S.C. 2457). one of which is of the shift type. The numbers
10
 representing the input samples, are fed or clocked
BACKGROUND OF THE INVENTION sequentially into the shift register. The other register
1 Field of the Invention holds the filter coefficients. In one embodiment a plu-
The present invention is generally directed to filter- ralitX of two-input AND gates interconnect stages or
ing circuitry and, more particularly, to a non-recursive
 15
 cells of the
 ^0 registers. After each bit of each input
digital filter. number is clocked into the shift register the gates
2. Description of the Prior Art providing TRUE outputs are counted. The count is ac-
The advantages of a digital filter over an electrical cumulated in an accumulator, in manner to be
filter are well known. These include the ability of a described hereafter, to provide an output number,
digital filter to perform filtering functions which are
 20 representing an output sample after all the bits of a
hard or impossible to be realized with an electric filter. complete input sample have been fed into the shift re-
Another advantage is the flexibility of the digital filter. gister. The implementation of the novel filter is greatly
The same physical digital device can often provide a enhanced by representing each number in the registers
large variety of filtering functions simply by feeding it as a sum of powers of (-2), while using a standard bi-
with different sets of filter coefficients. 25 nary accumulator, in which numbers are represented as
Briefly, a digital filter consists of three basic parts. It a sum of powers of+2.
includes an analog-to-digital converter (ADC) which The novel features of the invention are set forth with
samples the input signal voltage to be filtered at closely particularity in the appended claims. The invention will
spaced intervals producing a set of numbers, which are best be understood from the following description
the digital samples. These numbers in conjunction with 30 when read in conjunction with the accompanying
a set of numbers, known as filter coefficients and which drawings.
control the filtering function are operated upon by
 BRI£F DESCRIPTION OF THE DRAWINGS
computer-like circuitry to yield computed numerical
values of samples of the filter output. The latter are FIG. 1 is a simplified block diagram of one embodi-
supplied to a digital-to-analog converter (DAC) which mentof the invention;
constructs the continuous output voltage therefrom. FIGS. 2a through 2h are diagrams useful in explain-
In a digital filter of the non-recursive type, the com- ing the basic principles of the invention;
putations performed to obtain the output samples con- FIG. 3 is a simplified partial block diagram with a
sist of multiplication and addition. If the non-recursive ... negative radix converter at the input of register X;
digital filter to be realized calls for K filter coefficients, FIG. 4 is a partial block diagram of a partitioned
each output sample is obtained by multiplying each of counting embodiment of the invention;
the last K input samples by the proper filter coefficient FIG. 5 is a block diagram of another embodiment of
and then summing these K products. Present designs the invention;
are based on an implementation of such a computation,
 45 FIGS. 6a through 6c are diagrams useful in explain-
using at least one multiplier and one adder. The mul- ing an embodiment of the invention with a single AND
tiplier computes the K products in sequence, while the gate;
adder accumulates these K products to generate the FIG. 7 is a complete diagram of the embodiment with
output sample. the single gate; and
Although prior art non-recursive digital filters 50 FIG. 8 is a block diagram of the embodiment shown
operate satisfactorily, it is believed that they perform in FIG. 5 for floatingpoint representation,
computations which are not necessary for their proper
operations. It is submitted that constructing the K DESCRIPTION OF THE PREFERRED
products as intermediate results is not necessary and is, EMBODIMENTS
in some sense, wasteful. The elimination of the con- 55 Tne novelty of the present invention may best be
struction of the K products as intermediate results highlighted by first summarizing the conventional corn-
would result in a simpler digital filter, and hence, lower putations performed in a conventional non-recursive
cost for comparable performance. digital filter, followed by an analysis of the computation
OBJECTS AND SUMMARY OF THE INVENTION 60 techni?ue uscd inJ*6 countin« di8ital.1|fi't" «* th*w
 present invention. These presentations will be followed
It is a primary object of the present invention to pro- by the description of a simple basic embodiment of the
vide a new non-recursive digital filter. invention, which assumes that all numbers are positive.
Another object of the present invention is to provide Thereafter, this restriction will be removed by describ-
a non-recursive digital filter in which a new computa- ing the embodiment, in which numbers are represented
tion technique is employed. as powers of (—2 ).
A further object of the invention is to provide a A filter transforms its input time function e(r), to the
novel, relatively simple, non-recursive digital filter in filtered time function •>)(/). A conventional non-recur-
3,732,409
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sive digital filter simulates such a filter by computing Substituting (6) in (7) one obtains
samples of the filtered signal,
from samples of the input signal, 5 k=o (8)
-
= ^.Xm-k
k=o
where
according to the formula ym= 2u+*)Tjm' (9)
K_1 10 is an integer.
»Inl='S~J fm-kak The implication of equation (8) can now be e\-
k=o (3) amined in terms of bit-level operations. The explicit bi-
nary representations of ak, xk are:
in which the coefficients a* are functions of the filter
transfer function. 15 ~
 J>_1 v
An obvious strategy in realizing such' a filter is to ak= y^u'kj2' (w'kj = 0, 1) |
compute T\m via the following rephrasing of equation J=°
3
'
K-l
k=0
20
(4) Using the representation of equation (10) in equa-
tion (8), one obtains an explicit expression for ym as a
That is, the desired output, t}m, is evaluated through the 25 triPle sum
intermediate entities pmk, which require the use of at
least one multiplier. This is the basic strategy employed
in all prior art non-recursive digital filters.
_
 u> .v> .%,
In accordance with the principles of the present in- m if^o r=o f^o "" (11)
vention a different strategy is employed. Herein the 30
output is obtained by producing a different type inter- .
mediate entities. These entities are obtained by count- J = J + —1
ing thus eliminating the multipliers. Let it be assumed . .. °. J* , .. .. .... . ^, ,.„ (l i6
 ., . . . . ~- . ., Application of the multiply-then-add strategy oftemporarily that the data and coefficients satisfy .. , . . . . . . . . e'_r
 _ ' equation (4) is equivalent to summing over i, r first
e
*' * — ( > 35 (^us getting the pmji/s) and only then performing the k
_. . . ... , . . , summation. In accordance with the present invention
This assumption, which excludes negative numbers, ^
 ofder of summation is changedf making ^ r sum.
simplifies the presentation of the mam features of the
 mation ^  ^ Qne ^ denotf
invention and will be removed later in the presentation.
In representing «*, ak in the machine Jj. bits are as- 40 ..... K-I J -f
signed to each input data word and Ja bits to each coef- y~J y^ «'ki»'m_k r_; = h',
ficient. Denoting by primes the truncated versions of k=o 1=0 (13)
«*, at consistent with the finite Jx, Ja, the data and coef- yields
ficients are representable by the integers xk, ak defined ,
_
asfollows: 45 Vm~ (14)
rk=2-xa;k-l
«'k=2-Aak/
Strictly speaking, the entity defined in equation (13)
(6) should be denoted (hr')m . However, since in most of
the following discussion m is constrained to a specific
constant value, the simpler notation, hr', will do.
Suitable values of A, X can be determined from the Equations (13) and (14) embody the basic computa-
known ranges of a*, ek. tjon strategy employed in the counting digital filter of
The immediate effect of the above representation is
 the present invention. As seen from equation (13) each
that the machine will substitute the approximation T)m' element of the double sum is a product of two I-bit en-
for the true r)m where ,i,ies Such a product is either 0 or 1 and, practically
speaking, no multiplication is involved in its evaluation.
K-I A dual input AND gate is all that is needed. Equation
(13) is a summation of KJ0 such terms. Thus, in a
' '
 60 system in which KJ,, dual input gates are fed by the
pairs of bits specified in equation (13) , a count of the
tjm' may be regarded as a sample of the approximated number of TRUE gates, will equal hr'.
output V(f). Equation (14) is implemented by regarding its right
It should be noted that the adopted representation is hand side as a polynomial with coefficients hr', evalu-
equivalent to a fixed point binary representation.
 6J ated for the argument 2. Applying the well-known
Adaptations employing floating point representation polynomial algorithm we get
for the coefficients are possible with a reasonable >"« = ( • • • (h'j-,-2+hj-s')2+... +hl')2+ha'. ( i s >
amount of extra hardware.
3,732,409
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The realization of equation (15) can now be carried In FIG. la register A is shown including the two zero
out in a sequence of shift and add operations in a stan- bits between successive coefficients. Thus its required
dard accumulator. cell or bit length is 3x5+2x2=19! These cells are
Equations (13) and (14) may be implemented by cir- designated A1-A19. Cells A1-A5 store flj, cells A8-12
cuitry, generally shown in FIG. 1, which represents a 5 store at and cells A15-A19 store a,,. The required cell
simplified block diagram of a basic embodiment of the length of register X is also 19 cells and are designated
counting digital filter of the present invention. It in- X1-X19. Fifteen AND gates G1-G15 cross-link ap-
cludes a register A which holds the coefficients ak, propriate cells of the two registers as shown in FIG. 3 so
prescribing the filter transfer function. Its content that for each step in the computation of ym, the number
would normally stay fixed through-out a specific filter 10 of TRUE gates represents the proper value of hr' as
simulation. It may, however, be varied in the course of represented by equation (13). In the particular exam-
the filtering process to realize an adaptive filter. For pie gates G1-G5 cross-link cells A1-A5 with cells
serial loading register A is a shift register. However X1-X5, gates G6-G10 cross-link cells A8-A12 with
since during a specific filter simulation its content is cells X8-X12 and gates G11-G15 cross-link cells
fixed, it will be referred to as a fixed register. The 15 A15-A19 with cells X15-X19.
digital filter includes a shift register X which holds the Such a spacing and the reversed bit arrangement
input words*,. These are shown to be fed on the right, a guarantee that all pairs of the bits feeding a common
bit at a time. As will be pointed out hereafter in the gate, satisfy the index relation required by equation
presently described embodiment, each input word is (13). The double summation of equation (13) trans-
clocked-in, starting with its most significant bit while in lates simply into a count of all TRUE gates of gates
register A each coefficient is stored with its most sig- G1-G1S. This may best be exemplified by a few exam-
nificant bit on the right. pies.
Registers A and X are cross-linked by a plurality of Since J—1=6, the highest value of r which is of in-
AND gates, generally designated by G. The filter
 25 terest is r=6. Thus equation (13) may be rewritten for
further includes a counter 10 and an accumulator 12. r=6as,
After every shift of register X the counter counts the
number of TRUE AND gates. As will be shown in con- 2 4
nection with a specific example, each count equals a h\=2_i ^_/M'ki"'m-k,6-i
specific hr' as represented by equation (13). The accu- 30
muJator 12 combines J counter outputs through a shift
and add sequence to generate an output word ym, as ex- Since the highest power of Jx is 2, the lowest value of i
pressed in equation (14). is 6—2=4. Thus
The following description may best be further ex- ht'=unA' vmi2' + u lA ' vm_l£' +UZA vm-^a ( i ? )
plained and summarized in connection with a specific 35 The term «o.4'vm_2' is a binary 1 only if the bit of
example, wherein the following parameters are as- weight 4 of a0 and the bit of weight 2 of xm are both bi-
sumed, nary 1's in which case gate G15 provides a true output.
K=3; Ja=5;/r=3. Similarly, Mi.<'vm_1J' is a 1 if the highest order bits of a,
These values, particularly K, are too low to be realistic. and *,»_, are 1 's in which case gate G10 provides a true
However, their adoption facilitates the presentation of 40 output. Likewise, uz,4' v^j' is a 1 when the highest
detailed bit configurations in the two registers. order bits of at and x^^ are 1 's in which case gate G5
In FIG. 2a to which reference is made, the bit con- provides a true output. It is thus seen from FIG. 2a that
figuration is shown for the two registers after the he' is obtained by determining the number of gates GS,
highest order bit of an input word xm was fed into re- G10 and G15 which are TRUE. All the other gates pro-
gister X. Therein a numeral in a register cell represents 45 vide false outputs since at least one of their inputs is a
the radix power assigned to a bit in that location. This zero. Thus by interrogating all the gates and counting
power is referred to as the weight of the bit. It is con- the TRUE ones he' is determined,
venient to designate the bit itself by its weight. Thus the One bit period later the bit configuration is as shown
first cell on the right of register A contains bit 4 of aa in FIG. 2b. Expanding equation (13) for /15' it is seen
which is one of the coefficients. The other two coeffi- 50 that
cients are designated at and a2. hs' = u^ vmjt' +«o.4' vM.,' +M, 3' v,^, f' +«,..,' v^,./
It should be noted that successive input words (jcf) +«2j' vm-ia' + KM' vm-2.i'. (18)
are separated by Ja—1=5—1=4 zero spacing bits, which
are designated by the letter z. Thus since each input From the foregoing it should be apparent that the out-
word is of 3 bits, and the words are separated by 4 zero 5S puts of gates G14, G15, G9, G10 and G4 and G5 pro-
bits, it takes 7 bit times or shifts to feed one input word vide the six terms which represent ht''. The rest of the
into register X. gates have false outputs since each is provided with at
In the A register a separation of J f—l=3—l—2 zero least one zero input. Thus after the second bit of xm is
bits is present between successive words. When the A shifted into register X, as shown in FIG. 2b, the number
register is of the shift type these zero bits are actually of TRUE gates represents A5'.
implemented by providing a register of KJ bits and stor- During the next bit period the lowest order bit of xm
ing two zero bits between successive coefficients as is clocked in as shown in FIG. 2c, followed by the suc-
shown in FIG. 2a. Otherwise these bits can be cessive feeding of four zeros as shown in FIGS. 2d
eliminated by implementing the A register as K , through 2g. That after each clock period the sum of the
separate independent registers, each storing one of the TRUE gates represents the proper hr'. This is apparent
filter coefficients, which in the present example is 5 bits. from the following expansions of h4'—h0' and FIGS. Id
long. and 2g, respectively.
3,732,409
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 8f>4 = "0.2' v*,*' +MOJ' vm.,' +1*0.4' vm-0' +MI.J' v^jj' + coefficients are non-negative (see equation (5)). As
will be.explained and described hereafter, the basic
(19) design may be employed with additional circuitry to ac-
h3' — u0.t vmJt' +1*0.2' vm.,' +i*OJ' vm.o' + +MI.I' Vm_, j commodate both negative and positive data and coeffi-
'+"1.2 VM^LI'+MU' Vm.i.01 + +1*2.1' vm_2j'+j*2J' 5 cients. This is realizable by representing both data and
Vm-2.ia.+J*2j' VB,.^ ,,' (20) coefficients in base (—2).
hi! — "0.0' vm#' +MO.J' vm.,' +1*0.2' VIB.O' + +MI.O' v,^,^' Considering the number 3 as an example,
V_ « i fl " ~^Un A V». an (1 \ } 11M—Z»l"** ' **ZmZ rtt—2,O \ 4 l ) | J__2"
V = WO.D' vra,,' +1*0.1' vra.2' ++u,.0' v^,./ +!*,,,' v™.,^' 10 Similarly,
+ +"2.o' Vm_2.,'+H2.,' Vm_2J!' (22) -3=1'
h0' — "0.0' VBI.O' +t*i.o' VJ^LO' +1*2.0' Vm.2^,' (23) it is thus seen that both positive and negative numbers
are accommodated with one and the same representa-
From the foregoing it is thus seen that the two registers
 tjonj je> m Dase (_2). with such a representation
A and X and, the 15 gates G1-G15 and the counter 10 15 equation (10) will be replaced by the following:
combine to produce in succession he' through ho', as
each bit of the input word xm followed by four zero bits Jm-1
are successively shifted into the X register. ok = "J>~\ uk; (— 2)' (w k j = (
Attention is now directed to the construction of ym.
This is carried out in the accumulator 12 (FIG. 1) im-
plementing equation (15). Briefly, in the present exam-
1=0 (24)pie after hg'is obtained as the output of counter 10, it is ' u
loaded into accumulator 12 and the filter proceeds to _ . . . , , .._ . , . ,..,•,
, ,, _ .... , ... * . This in turn leads to the modification of equations (13),
compute «5 by first shifting the second bit of xm into re- _ . . . . , . _ . , . „
gister X followed by counting the TRUE gates. Then 25 ( 14) and (15) as follows:
the content of the accumulator is to the left one bit
which is equivalent to multiplying its content by 2 to "K-I J.-i
provide/i6'-2. Thereafter/i5'is added to the accumula- y, ~J>~] Ukifm-k,r-i = 'ir
tor so that its content is now /i6'-2+/is'. This sequence 30 k=° i=0 ^25)
proceeds until H0' is generated and added to the accu- j_i
mulator content, at which time the content equals ym. It ym= y, h r ( — 2)r
is then supplied to an output unit 15 as the output sam- r=0 ^ '
pie. Unit 15 may include a DAC to provide an analog j/m=(. ( A j _ r ( — 2 ) +hj-2) ( — 2 )
output sample. 35 _, , , ,. / o \ j _ t t<n\
• ~ r ~ t * l i ) \ — 4 } ~ i ~ i l Q \ ^ i )FIG. 2/i is a presentation of the bit configuration one
shift period after that shown in FIG. 2g, which ... , ...
represents the bit configuration needed to obtain V U ls *"• seen *at lf such a ne8atlve blnarv ^epresen-
for ym. In FIG. 2h the most significant bit of *M+1 is in ^tlon ls ad°Pted for e*'a*' *« machme des'8n herebe-
the right hand cell of register X. This configuration is 40 fore described is still applicable, provided the sequence
the same as that of FIG. 2« which initiates the computa- of operations in the accumulator, combining the
tion of V of ya except that in FIG. 2h m is now counts, is modified so as to realize equation (27) rather
replaced by m+1. Hence, the sequence of operations than equation (15).
described here automatically leads to the computation " should * stressed that both counter and accumu-
of ym+l following the computation of ,„ and so on. 45 Iator •« sti" standard positive radix devices and the
It should be clear to those familiar with the art that outPut ?» » stil1 obtained in positive binary representa-
various techniques and circuits may be used to control tion- rhe modification to realize equation (27) can be
the shifting of the bits into register X, the interrogation achieved quite simply by choosing an accumulator with
of the AND gates G1-G15 to determine the number of a magnitude-sign bit. In such an accumulator as its con-
TRUE gates and the shifting of the content of the accu- 50 tent is shifted, to realize the multiplication by 2, the
mulator 12 by one bit to the left and the addition of the state of the sign bit is reversed simultaneously. If an ac-
number in counter 10 to the content thereof. For ex- cumulatorof the complement type is chosen, after each
planatory purposes such circuitry is represented in FIG. shift is completed, the accumulator is driven to the
1 by control unit 16. After supplying each shift or clock complement state.
pulse to register X, unit 16 is assumed to supply a 55 The adoption of negative binary representation
count-enabling pulse to the counter 10 to count the requires further consideration. The filter coefficients ak
number of TRUE gates. This is followed by a shift pulse are usually computed in a general purpose binary corn-
supplied to the accumujator 12, followed by an add puter. Their negative binary representation can be ob-
pulse. In response to the latter pulse the content of the tained by incorporating in the coefficient program a
counter 10 is added to the accumulator and the counter subroutine, converting from positive binary to negative
is reset to zero. In the adopted example, after the binary representation. A suitable algorithm for this
seventh add pulse the output unit 15 is actuated to subroutine is described in an article entitled "Negative
receive the count in the accumulator 12 representing Radix Conversion", authored by applicant. The article
ym and the accumulator is reset to zero. Thus it is ready ,, appeared in IEEE Transactions on Computers, Vol.
to receive V of >„+,. C-19, No. 9, pp. 222-226, March 1970.
It should be recalled that the basic design heretofore The situation with respect to the data, fed to the X
outlined is based on the assumption that both data and register, is somewhat different. In FIG. 1 it is assumed
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that the data is already in digital form. In such a case a gister shifts. Thus a bit time of T» is required to produce
negative radix converter, designated by numeral 20 in each hr component. During this period an input bit is
FIG. 3, is interposed at the input to the X register. Such fed into the X register, followed by the serial counting
a converter is also described in the above-referred to of the KJa gates. Thereafter the accumulator performs
article. If the data is in analog form a conventional 5 a shift-and-add cycle. T6 can be expressed as
ADC may be employed to convert the data into digital 7i=(KJ+1 )Tf=( AM-1 )Tt. (29)
form which is then supplied to the converter 20.
Herebefore register A was shown as a single continu- The sampling rate /„ of the analog input signal e, is
ous register. This is a preferred arrangement although related to/6 by
the invention should not be limited thereto. In principle 10 fi—ftJJ (30)
the coefficients may be stored in K separate registers,
each of Ja bits. In practice however it is preferred to or equivalently,
provide a single continuous register A for the coeffi- T,= \lf,=JTk = (Jx+Ja—\)Tb, Oi)
cients and to cross-link each of its cells with a cor- . ,
responding cell in register X. Such an arrangement T, being the sampling time.
would allow one and the same machine to perform fil- Of the sampling time, Jj.Tk is the time required to
tering calling for widely different coefficient number feed one data word into the X register while (J0—1)T6 is
(K) and and bits per coefficient (J0). Also, by changing the time required to feed the associated (J0— 1) spacing
the coefficients in the course of the filtering process 20 zeros-
one realizes an adaptive filter. The sampling time T, can be reduced significantly by
In accordance with the present invention, the reducing the bit time T6. This can be accomplished by
number of spacing zeros between successive coeffi- reducing the time required to count the KJa gates. As-
cients is Jz— 1. Thus for maximum flexibility the bit suming that the clock time Tc is not reduced, the time
length of register A should be at least KJ0+(K— 1 )(Jr— 25 required to count the KJa gates can be reduced very
1), where K is the largest number of expected coeffi- significantly if all the gates are counted by a technique
cients, J0 the longest expected number of bits per coef- other than one in which all the KJ0 gates are counted
ficient and J, the largest expected number of bits of serially.
each data word. The bit length of register X should In one embodiment of the present invention a parti-
equal the length of register A. 30 tioned counting technique is employed to reduce the
In such an arrangement each cell of register A should time required to count the N gates even though Tc is
be cross-linked by an AND gate with a corresponding not decreased. Briefly, in this embodiment the N gates
cell in register X. It should however be stressed that are divided into a plurality of groups, which are
during any specific simulation only those gates, linked counted in parallel. For explanatory purposes let P
to cells in which coefficients are stored, need be inter- represent the number of groups. In interest of efficien-
rogated to determine whether their outputs are TRUE. cy the number of gates in each group designated as q, is
Thus, during any filtering operation only KJa gates are chosen so that
interrogated. q=2*—\ (d=2,3...). (32)
In the foregoing example the first component which
 4Q
is obtained is he (/I/.,), while the last component is h0. Thus P d-bit counters are required to count the N gates.
This is due to the orders or the directions of increasing Each counter counts the gates of the group associated
indices of the coefficients in the A register and the therewith serially, while all the counters count cor-
words in the X register. The invention is not limited to responding bits in the different groups in parallel,
such an arrangement. In an embodiment to be 45 Such an arrangement is shown in FIG. 4 to which
described later the orders of the coefficients and data reference is now made in which the N gates are
words are such that ha is the first component which is designated Gi-G*. with only 3q gates being shown con-
obtained and hj-i is the last obtained component. After nected to three of the P counters. To simplify FIG. 4,
describing all the embodiments the basic requirements the inputs to the various gates from registers A and X
for the directions of increasing indices of the coeffi- 50 are purposely deleted. The three counters are
cients and the words and the directions of increasing bit designated C,, C, and CP. The P d-bit numbers in the P
weights in the two registers will be discussed. counters are supplied to a counter structure 25 wherein
As is appreciated from the foregoing description they are combined in one or more levels of counters to
each hr component is provided by first feeding into re- provide a single multibit number representing the
gister X, an input bit or a spacing zero, associated with 55 number of TRUE gates of the N gates, which represents
an input word, followed by counting KJ0 AND gates, to one of the components of the desired output sample,
determine the number of TRUE gates. Letting N=KJa, It should be appreciated that in such an arrangement
if 2*~' < N<2", then the KJ,, gates can be counted by a the time required to count the N gates by the P rf-bit
standard M-bit ripple counter with a clock time Tr. counters is <yTr since each counter counts only q gates.
In the following discussion of the various times and *° In order to insure proper operation it is desired not to
rates involved in the filter, let/» be the rate at which disturb the states of the gates for another period of qTc
input bits are fed to the filter (bit rate). The cor- during which the contents of the P d-bit counters is
responding period (bit time) T6 is then transferred to the counter structure 25. However once
7»= \lft- (28)
 65 this is accomplished a new bit can be clocked into the
X register. Thus in such an arrangement
From the previous discussions it is obvious that T» is Tf={2q+\)TC. (33)
also the period of the clock pulses controlling the X re-
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It thus follows that with the same clock time Tr, a achieved at the price of lower precision, characteristic
speed increase over the embodiment with a single serial of all analog devices.
counter, is realized. The speed increases by a factor of It should be stressed that the mechanical switches
(AH-1 )/(2<7+l). • (34) shown in FIG. S are presented for explanatory purposes
5
 only. In practice to attain the desired high speed of
For large N and small q (<?m(n=3), the factor by which operation all switches are implemented by well known
the speed is increased may be quite large. It should electronic switching devices.
however be appreciated that the increase of speed is In each of the three embodiments herebefore
realized at increased cost of the various counters described, KJa gates are required. The last two embodi-
needed to implement the partitioned counting. 10 ments are capable of relatively high speeds of opera-
High speed can also be attained without increased tion. The embodiment, employing partitioned count-
cost but at the price of reduced precision. This may be ing, is capable of being operated at speeds greater than
achieved in another embodiment of the invention to be the possible speed of the first basic embodiment at the
described hereafter in which the counter 10, the accu- price of increased cost. The last described embodiment
mulator 12 and the output unit 15 are incorporated in a is also capable of a high operating speed without a sig-
single special digital-to-analog (D/A) device, which is nificant increase in cost but at the price of reduced
generally designated by numeral 30 in FIG. 5, to which precision. The first embodiment even though it in-
reference is now made. eludes KJ0 gates is of relatively low speed since therein
Device 30 includes N identical resistors R each con-
 2o KJ0 gates are counted serially. In accordance with the
nected in series with a single pole single throw switch S teachings of the present invention a filter with a speed
between terminals 32 and 33. Each of the S switches is comparable to that of the first embodiment may be im-
controlled by the states of a different one of the N AND plemented with a single AND gate rather than KJ0
gates. The switch is closed only when the gate's output gates.
is true, and remains open when the gate's output is 25 Such an embodiment will now be described in con-
false. The terminal 33 is connected to an integrator, nection with FIGS. 6a through 6c. Therein the single
consisting of an operational amplifier 35 and a feed- AND gate is designated as G,. Register A in which the k
back capacitor 36, while terminal 32 is connected to a coefficients ak are stored is assumed to be a circulating
voltage which is controlled by a J-position rotary switch line in which the output of the left hand bit is fed back
S0. The various potentials applied to terminal 32 are in- 30 to the right hand bit via line 50. Register X is also a cir-
dicated at the switch's positions as powers of (—2). All culating line, including an extra cell B into which an
voltages are referenced to ground. input data bit or the output of the left hand cell of re-
Based on the foregoing description it should be ap- gister X is fed under the control of a single pole double
predated that as each input bit is clocked into register throw switch S,.
X, the current fed to the integrator is proportional to 35 In the present embodiment each coefficient is stored
hr(—2 Y and that the integrator output at point P builds to the left of a coefficient of a higher value of k and the
up to the desired output, bits of each data word are clocked into bit B succes-
sively with the lowest power bit first. In this embodi-
.„ ment it is h0 rather than hj-i which is the first to be com-
,=SM-3>' " PUtCd-
~Q (26) In operation as the two registers are swept in step
past gate G, its output is true only if the two gate-feed-
ing cells stored bits which are binary 1 's. As will be ex-
For example, when the first bit of a data word is
 45 plained later each time the gate's output is true a count
clocked into the X register the number of TRUE gates is automatically counted in a modified up-down
equals Aij_, which is he in the example herebefore counter. After each /tr is derived the content of this
described. Thus hg switches S will be closed. With counter equals the summation of all the lower valued
switch S0 connecting terminal 32 to a voltage proper- Hr, in accordance with equation (26). For example
tional to (—2 )6, the current fed to the integrator is pro- 50 after Aj is derived the content of the counter is the com-
portional to (—2)8/i6. After the fourth zero bit is bination of hz, ht and AO in accordance with equation
clocked in register X, the current fed to the integrator (26). Thus when /i^ ., is obtained the counter's content
is (—2 )°/i0 so that the output of the integrator at point P is vm in digital form.
is >•„. Prior to clocking the first bit of xm+l, switch S» is FIG. 6a shows the bit configuration following the
closed to transfer the integrator output ym to the 55 evaluation of the first term of ho of ym. Bit 1 of xm is in
device's output terminal 40, through a low pass filter cell B. As the two registers are swept in step past the
42. Then, the capacitor 36 is discharged by connecting single gate G,, the remaining terms of hv are evaluated,
it to ground through switch S0. Thus the integrator is During all these operations, switch S remains as shown
ready to receive a current (—2)%, of ym+I. in FIG. 6a so that any bit, shifted out of the gate feeding
It should be appreciated that in the device 30 all the 60 cell of register X, lands in cell B.
N gates activate their respective switches simultane- FIG. 6b shows the bit configuration following the
ously. This scheme is thus analogous to counting all the evaluation of the last term of A0 of ym. It should be
N gates in parallel. Therefore this embodiment is faster noted that switch S, now connects to the right. This
than the one with the partitioned counting. It is con- means that is the next shift, bit 1 of word x^a will be
siderably less costly since it does not require the many lost and cell B will be loaded with the next data input
counters required for the partitioned counting. How- bit, i.e., bit 2 of xm. This new bit configuration is shown
ever, the increased speed of this embodiment is in FIG. 6c. As seen switch S. has now returned to its left
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position and the filter is in position for the evaluation of words L and H as shown in RG. 7 and transferring the
the first term of h, ofym. data from these two words at different times. Word L is
The time difference between FIGS. 6a and 6c cor- copied out simultaneously with activating the gate con-
responds to one full revolution of the coefficients' line. nected to the lowest bit of word H. Zeroing of word L
Hence, these fingers represent the bit configuration 5 foiiows jn the next count cycle. Word H is copied out
that would emerge in "strobing" the lines to "freeze" immediately after its assembly is complete, that is,
the motion of the coefficients line. The resulting pat- simultaneously with the entry (to the counter) of the
tem in the X register (excluding cell B) is a 1 -bit shift flrst bit of the next filter output word. Zeroing of word
to the right with a new bit being fed on the left and the H follows in the next count cycle,
oldest bit being ejected on the right. This is almost 10 To understand why this scheme works, it should be
identical with the basic pattern shown in FIG. 1. The
 noted that the counter input gates are activated in a
only difference is in the shift direction since the order sequence leading from the low order bits to the high
of computing the hr's is now the reverse of that of FIG. or(jer bits. This means that by the time any gate con-
15 nected to word H is activated, the assembly of word L is
A complete implementation of the present embodi- complete and it may be copied out. Furthermore, in as-
ment will now be described in connection with FIG. 7.
 sjgning the partitioning into words H> L. one makes
The right part of this figure is essentially a redrawing of
 sure ^ ^ ,owest bit of H has an odd weight. This
FIG. 6a. Switch S. of that figure is replaced here with
 means ^ when ^ f)rst H gate fa accessed the
an implementation using three gates controlled by 20 counter isinadown-counting mode. In thismode.a 1 -
clock sequences c,, c,. Sequence c2 steps the circulating Q ch m fl. fl . ^  no{ affect fl /+,
lines while clock c, controls the serial radix converter
 Hence ^^ of word L has nQ effect Qn wQrd H
and hence the rate of feeding new bits. „. .. , , . „ ,. , , .
... .
 6
 , -r-n,,T- f Similarly, entry of the first two bits of the new wordAs already seen, counting the TRUE outputs of gate , . . ,.. J . „ „ ... , .
„ .
 J
 . . , . „ . , . , £, • (with gate 66 activated) affects at most bit 1 and thusG, over the proper time interval, will yield hr. This 25 .. . . ,. . „
. . . . ,. ,. . . ... the copying out and zeroing of word H are not
counting as well as the assembly of counts to get the ,. . .
. ... . : ..... j disturbed.
output word VB,, is implemented in a modified up-down _,. , , , ., , .. ,. .r
 ,. ,, . . . . . . . This two-word method would not be applicable in a
counter 65. Unlike the standard up-down counter • . . . . .. j *
which accepts inputs into bit 0 only, here inputs are f *«* m where *e ^er ™&* "f <*™W** first as
delivered to the other bits too. This is permissible as 30 '" the previously <tecussed_ embodiments This ,s the
long as only one input at a time is activated and the rate ™t,vat,on f°' ^ "put bit sequence adopted here,
of input is sufficiently low that rippling through of car- The bas'c characteristics of thus design, however, are
ries resulting from the last bit fed, has terminated be- '"dependent of the input sequence adopted,
fore a new bit is applied. Attention is now directed to the operational details.
The effect of the above modification is that rather 35 FIG *« indicates that each filtering task will require a
than counting (up or down) by ones only, this counter sPecific number of cells >n the circulating lines [K(J0+
can count by any power of 2. This immediately suggests J*~} > for the coefficients line and l+K(Ja-(-Jj:-l ) for
its application in the construction of the output word the data linel- An important feature of a practical im-
ym according to equation (26). All that is required is to An plementation would therefore be an array of line seg-
steer the sequence of bits coming out of gate G, to the 4° ments of various lengths which are to be switched into
proper input terminal and properly set the (up-down) the circulating lines by the machine operator. The flexi-
mode of counting. Specifically, bits comprising h0 bility and possibilities of such an arrangement are quite
should be steered to input 0, counting up, bits compris- attractive. Yet, all of this is obtained with a relatively
ing h, should be steered to input 1, counting down and
 45 modest investment in hardware.
so on. As long as the counter does not overflow, this au- The major disadvantage is of course the low speed,
tomatically yields the correct ym with negative numbers Let Te be the period of clock c2 stepping the circulating
appearing in their 2's complement representation. This lines. In discussing FIG. 6a, it was seen that a new input
means that the counter output can be fed directly to the bit is fed with each revolution of the coefficients line.
DAC 68 to produce the analog output. 50 Hence,
Steering the output of gate G, to the proper counter Tb = K(Ja+Jx—l)Ta ' (35)
input is controlled by circulating line D which controls
gates 66-72. It has J=7 cells. One of these is set to one. and
The rest are set to zero. Being controlled by clock ct, T, = K(Ja+Jx—l )27"e. O6)
line D automatically enables bit r input when the bits 55 Obviously the penalty for reducing the amount of hard-
comprising hr are coming out of gate G.. Circulating ware, i.e., cost and complexity is at the price of reduced
line D also controls the up-down mode in an obvious speed,
way using two OR gates, 74 and 75. In all of the foregoing embodiments fixed point
Transfer of the final output to the DAC 68 poses an representation was assumed for the filter coefficients
interesting problem. In principle, this could be done in 6° ak. The invention however is not limited thereto and it
two count cycles, one for copying out and one for zero- may be implemented to accommodate floating point
ing the counter in preparation for the next word. This representation for the coefficients. Let the ratio of the
would entail, however, interruption of the flow of input largest \ c t k \ to the smallest | ak \ be p. If p is a large
bits during these two cycles. It is preferred to imple- number than even though a very small number of bits is
ment the data transfer and initialization without inter- allotted to the smallest | a* |, J0 is still large. This is dis-
rupting this flow. This can be achieved by the simple advantageous for two reasons,
expedient of segregating the counter flip-flops into a. It reduces the sampling rate/,,
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b. N=KJa, the number of gates to be counted is in- The coefficients in register A must be stored in a
creased, sharply increasing cost. One can employ a monotonic coefficient index sequence, and similarly
strategy which provides an answer to (b), while ac- the data words in register X must be stored in a
cepting the reduced sampling rate. To illustrate monotonic word index sequence. The direction of in-
the strategy let it be assumed that it is desired to 5 creasing coefficient index in register A must be op-
assign 5 bits to each coefficient and that this posite the direction of increasing word index in register
satisfies the lowest |a*|. However 20 bits are X. In the embodiment described in connection with
needed to satisfy the highest \ a k \ . The A and X re- FIG. 1, the direction of increasing coefficient index is
gisters are organized on the basis of yo=20. How- to the left (a,, a,, OG) and that of the data words is to the
ever, the gates and the counters are attached only 10 right (*„_,,
 Xm.lt xm). In such an embodiment hj_t is the
to the 5 most significant bits of each ak. This is flrst to be produced. On the other hand, in the embodi-
equivalent to the adoption of a floating point
 ment described in connection with FIG. 6a, the
representation for the coefficients. direction of increasing coefficient index is to the right
In the foregoing example Ja as far as the number of ^ flj ^ and AM ofihe words h to the left (XmtXm_ l t
gates is concerned is only 5. Thus the number of gates
 x^ ,n this embodiment h0 is the first component
is 5K rather than 20K. However as far as the number of which is obtained.
components of each output sample is concerned Ja is ,n addition> ^ direction of increasing bit weight in
20 and J=Jx+20-\. Thus the sampling rate is reduced each coefficient in the A register must be opposite to
due to the organization of the two registers on the basis
 2Q that m each WQrd in ^ x register. In ^e foregoing em-
of y0=20 needed to represent the largest | *ft|. bodiments the direction of increasing bit weight in the
The best way of implementing the above strategy is
 A ^ ^ ig ^  ^  ht ^  ^ fa ^ x {stef js tQ
to use a single, sufficiently long, A register for the coef-
 {jle |e^
ficients. The connections of its cells to the gates may be
 £ach of ^ embodimentSi except Ae one with the
controlled by relays or switches under the control of
 25 circulatm Hnes includes „ AND tes which cross.
the machine operator. Basically from the foregoing ex- ,ink ^  ^ ^^^ Aftef each Wt of a data worrf Qr a
ample the operator selects which five cells of each ^
 fa fed .^ ^ x f f ^  TRUE
group of 20 cells assigned to each coefficient are to be ^
 counted de QU
connected to 5 of the 5K gates. The above described e . .
 A „ ,u i t •_ j . j
, , I- ui
 L •• j ponent hr. All the J components for each data word arestrategy is particularly applicable to the partitioned 30 ,. , . , .. ,
°
J
 \_ ,, ' vv r JU combined in an accumulator to provide the output
counting embodiment. . r r
The reduced sampling rate when the above- Sai?£u . _• , . j-
 c . •
. ... . , .
 u ,- . . j -c Although particular embodiments of the inventiondescribed strategy is employed can be eliminated if . . . . . . .„ _, . ...
_ . . J . . ... have been described and illustrated herein, it is recog-floatmg point representation is incorporated in an em- ... .... . • • ..f
. . . . . . . . . . . .
 C1t~: e i « .u nized that modifications and vanations may readilybodiment similar to the one shown in FIG. 5. Let the 35 . . .
. .. occur to those skilled in the art and consequently it is
representations . . . . . . . ,
Q =a '(_2)«,, intended that the claims be interpreted to cover such
e = {0 1 2 £—1} (37) modifications and equivalents.
* • • • • • • • What is claimed is:
be adopted. Therein a*' is an integer representable by 40 l A di«ital fllter comprising:
Ja' bits in a (-2) radix representation. The idea is to first reiister means for stonn« K filter coefficients,
load the A register with ak', base the bit pattern in re- each of J- bits- •»* K and J<- bein8 '"^geni. the
gisters A, X on V (not J0), and let ek control the volt- kth filter coefficient being represented by the in-
ages. te8er
An example (./„' = 5) is shown in FIG. 8. Therein it is 45
 j^_ l
assumed that e0 = e2 == 0. Hence the voltages controlled ok= Yj WkjB'
by flo'. o2' are fed by distributing switch S0 identical j=o
with that of FIG. 5. With e, =3, the voltages controlled
by ai are fed by a different distributing switch, S3. Note
that each voltage input to this switch is obtained by 50 wherein Mt/=0, 1 and B is one of the group consisting of
multiplying the corresponding voltage of S0 by (—2 )3. +2 and—2;
Obviously, this arrangement realizes the heavier a shift register for storing multibit data words, each
weights to be associated with the bits of a,'. of J., bits, said J, bits of each word being shifted
In general, E distributing switches will be required. therein one bit at a time, the *th data word being
These represent the bulk of the extra hardware. The al- 55 represented by the integer
location of the gate controlled switches to the various
distributing switches has to be done by the operator at
 J m_,
the time of loading the coefficients. Zk = S "w^'
As seen from the foregoing description each em bodi- )=°
ment includes a pair of registers A and X. The former
contains the filter coefficients a*, and the latter, which wherein vj/K), 1;
is a shift register, contains several data words. Each means, including counting and gating means, cross-
data word and spacing zeros are fed into the shift re- linking said first register means and said shift re-
gister bit by bit. The number of spacing zeros between ,, gister for providing each of J components of an
adjacent words in the X register is J0— 1. If register A is output sample as a function of the AND function
one continuous register, the number of spacing zeros of selected bits stored in said first register means
between coefficients is Jj.— l. and said shift register; and
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accumulator means for providing an output sample responding gates in parallel, with the rest of said coun-
which is a function of said J components, J=Ja ters combining the contents in said group of counters
+JX— I. into a single count representing a component of said
2. The filter as recited in claim 1 wherein each out- output sample.
put signal component is definable as 5 1 1 . The filter as recited in claim 10 wherein said ac-
cumulator means provide said output sample yn in ac-
K_j j _j cordance with relationship
(Wm=S S "ki"m-k. r-i y^lhs-tB+hj.,) B+ . . . ht)B+ha
k=o i=o ' wherein h0 through h j_, represent the J counts received
'0 from said counting means.
UH being the coefficient of B( in the representation of 12 The filter as recited in claim 11 wherein B=-2,
the filter coefficient ak and vm^t. ^  is the coefficient of and wherein said accumulator means includes a sign bit
BM in representation of the data word *,„_*, each which is reversed each time a count is received by said
product UMV^ ^ being a binary quantity, and said accumulator means from said counting means.
means, including counting and gating means, providing 13- The filter » recited in claim 1 1 wherein said KJ0
said signal component by counting those of the binary 8ates «« divided into P substantially equal groups, the
quantities, which are 1's. number of gates in each group being equal to q,
3. The filter as recited in claim 2 wherein each data wherein q=2<-l and wherein each counter in said
word has associated therewith J.-l spacing zero bits,
 2Q «rouP°f counters is a rf-bit binary counter, both q and d
whereby in said shift register data words are spaced by belng ""eg"s' . , .
J.-1 spacing zero bits and each of said (*,)„ com- " The filter as recited in claim 13 wherein B=-2,
ponents is produced by counting those binary quanti- and whereln 8aid accumulator means includes a s.gn it
ties which are 1 's after a bit of an input data word or a whlch ls, reversed ea<=h tlme a count IS recelved by sald
, . , , . . , , . . . . .. accumulator means from said counting means.
spacing zero bit associated therewith are fed into said 25 +, -n. r\ • .1 • i • ^ u • -j
r._ . 15. The filter as recited in claim 4 wherein said
. _ _f _ ' . , . . . _ , ... counting and gating means include KJ0 two-input AND4. The filter as recited in claim 3 wherein the output 6 , . , . 6 . . _ . K.
, . . , , . , . . . _ gates cross-linking said first register means and said
sample provided by said accumulator means is defina- ° . °. .
.
 v r
 shift register, and signal producing means for providing
30 each component as an analog signal having a value hr
j_, Br, and said accumulator means comprises means for
j/m=23 h,B' accumulating said J components from r=0 to r=J— 1 to
r=o provide said output sample.
16. The filter as recited in claim 15 wherein said
_ . , . , . . . , . • .. 35 signal producing means include KJ0 equal resistors con-5. The filter as recited in .claim 4 wherein said accu- ^^
 m , ^ ^ first ^ ^^ ternljnals
mulator means provide said output sample ym ,n ac- each resistor be-n connected in ^^ whh a g te
cordance with the relationship
 swhch means ^^^ ^^ lefminal each switch
^
 dosed to ov.de a current
wherem H0 through *« represent the J counts received 4Q ^ ^^ wBhen the Qutput of „ AND gate assodated
from said counting means. . therewith is TRUE, means coupled to said first terminal
6. The filter as recited in claim 4 wherein said gating
 for jdi „ jal proportional to Br „ the com.
means include KJ0 two-input AND gates cross-linking { A ig ^^ whereb the tota, currem
said first register means and said shift register and said
 amplitude passing through ^d ^ resistors is propor.
counting means are coupled to said KJa gates for 45 tional to y,^^ ^j ^j accumulator means is a current
providing a count of the AND gates having TRUE out-
 integrator connected to said second terminal for
puts, said count representing one component (hr)m, of providing ^A output sample >„ after integrating the
said output sample, said accumulator means being cou-
 currents representing said J components.
pled to said counting means for providing said output
 17 7^ fiUer ^ recited in c]airn W wherein B=— 2.
sample as a function of the J counts received from said 50 ig -j^e fyter ^ recited in claim 4 wherein said gat-
counting means. jng means include KJ0 two-input AND gates cross-link-
7. The filter as recited in claim 6 wherein B=>-2.
 ing ^d first register means and said shift register and
8. The filter as recited in claim 6 wherein said accu- ^y
 counting means comprises a single counter cou-
mulator means provide said output sample ym in ac- pled to said Kjo gates for serially counting said gates to
cordance with the relationship 55
 provide a coum of ^g AND gates having TRUE out-
ym=(.(f'j.tB+hj_I) B+.. . h^B+h,,, puts sajjj count representing one component of said
wherein H0 through /I,., represent the J counts received output sample, said accumulator means being coupled
from said counting means. to said counting means for providing said output sam-
9. The filter as recited in claim 8 wherein B=-2, and pie as a function of the J counts received from said
wherein said accumulator means includes a sign bit °° counting means.
which is reversed each time a count is received by said 19. The filter as recited in claim 18 wherein B=-2.
accumulator means from said counting means. 20. The filter as recited in claim 18 wherein said ac-
10. The filter as recited in claim 6 wherein said cumulator means provide said output sample ym in ac-
counting means comprises a plurality of counters in- cordance with the relationship
eluding a group of counters each serially counting a dif- ynr=((f>j-lB+hj^)B+ . .
ferent group of TRUE AND gates out of said KJa gates, wherein h<, through /i/., represent the J counts received
with all of said counters in said group counting cor- from said counting means.
19
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21. The filter as recited in claim 20 wherein B=-2,
and wherein said accumulator means includes a sign bit
which is reversed each time a count is received by said
accumulator means from said counting means.
22. The filter as recited in claim 4 wherein said first
register means comprises a first circulating line with
Jj— 1 spacing zero bits between adjacent filter coeffi-
cients, said gating means comprises a single two-input
AND gate coupled to one cell of each of said first circu-
lating line and said shift register, and means coupled to
the input and output cells of said shift register for con-
trolling the supply to said input cell, of the content of
the output cell or an input bit.
10
23. The filter as recited in claim 22 wherein the
counting means and the accumulator means comprise a
multistage counter coupled to said single gate to
receive a count of one each time the gate output is
TRUE and control means coupled to said counter for
controlling the stage of the counter which receives said
count as a function of the component being produced.
24. The filter as recited in claim 23 wherein B=—2,
said counter is an UP-DOWN counter and said control
means controls said counter to count down when r is
odd and up when r is other than odd.
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